 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Quad-Channel, HD Image Signal Processor with Precision Timing Core ADDI7004 FEATURES Support for CCD and CMOS image sensors 4 AFE channels 1.8 V analog and digital core supply voltage Serial data output with reduced range LVDS outputs Differential analog inputs CDS or SHA configuration (CDS bypass) with -3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 14-bit, 72 MHz analog-to-digital converter (ADC) Black level clamp with variable level control Precision Timing core with 220 ps resolution @ 72 MHz GENERAL DESCRIPTION The ADDI7004 is a highly integrated, quad-channel, HD image signal processor for high speed imaging applications. Each channel is specified at pixel rates of up to 72 MHz and consists of a complete analog front end (AFE) with ADC conversion. The Precision TimingTM core allows adjustment of the correlated double sampler (CDS) and sample-and-hold amplifier (SHA) clocks with 220 ps resolution at 72 MHz operation. The ADDI7004 also contains a reduced range low voltage differential signaling (LVDS) interface for the dual-channel data outputs. Each analog front end includes black level clamping, a CDS/SHA, a VGA, and a 72 MHz, 14-bit analog-to-digital converter (ADC). Operation is programmed using a 3-wire serial interface. Packaged in a space-saving, 6 mm x 6 mm, 76-ball BGA, the ADDI7004 is specified over an operating temperature range of -25C to +85C. APPLICATIONS Digital video cameras Digital still cameras Medical Imaging High speed industrial cameras FUNCTIONAL BLOCK DIAGRAM ADDI7004 VREF INP_A INM_A AFE1 CDS/ SHA -3dB, 0dB, +3dB, +6dB VGA 6dB ~ 42dB CLAMP ADC DOUT0P DOUT0N DOUT1P DOUT1N DOUT2P DOUT2N DOUT3P DOUT3N TCLK0P TCLK0N TCLK1P TCLK1N DOUT4P DOUT4N DOUT5P DOUT5N DOUT6P DOUT6N DOUT7P DOUT7N CLI RSTB SYNC GENERATOR INTERNAL REGISTERS INP_B INM_B INP_C INM_C INP_D INM_D AFE2 AFE3 AFE4 INTERNAL CLOCKS REDUCED RANGE LVDS INTERFACE SHP SHD CLPOB PBLK DCR Precision Timing CORE HD VD NOTES 1. THE CIRCUITRY FOR AFE1 TO AFE4 IS IDENTICAL. SL SDATA SCK Figure 1. For more information on the ADDI7004, email Analog Devices, Inc., at afe.ccd@analog.com. Rev. SpA Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2008-2009 Analog Devices, Inc. All rights reserved. 07799-001 ADDI7004 NOTES (c)2008-2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07799F-0-7/09(SpA) Rev. SpA | Page 2 of 2 |
Price & Availability of ADDI7004
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |